A pattern recognition mezzanine based on associative memory and FPGA technology for Level-1 track triggers for the HL-LHC upgrade


The increase of luminosity at High Luminosity LHC will require the introduction of tracker information at Level-1 trigger system for the experiments to maintain an acceptable trigger rate to select interesting events despite the one order of magnitude increase in the minimum bias interactions. To extract in the required latency the track information a dedicated hardware has to be used. We present the tests of a prototype system (Pattern Recognition Mezzanine) as core of pattern recognition and track fitting for HL-LHC ATLAS and CMS experiments, combining the power of both Associative Memory custom ASIC and modern Field Programmable Gate Array (FPGA) devices.


    3 Figures and Tables

    Download Full PDF Version (Non-Commercial Use)